Interface of FPGAs outputs to the DAQ through the serializer and fiber-optic transmitter

J5

J6

J7

E

SS

OPT

2

1

14

13

26

25

38

37

J10

J9

J0

9U

5HP

H

x

FPGA

FPGA

FPGA

FPGA

FPGA

FPGA

FPGA

H

x

H

x

H

x

H

x

H

x

H

x

H

x

J10

J9

FPGA

3D-Flow processing board (front view)

3D-Flow processing board (rear view)

3D-Flow chips

SS

Serializer 16:1

Fiber-Optic Transmitter

1.28 Gbps

1-bit@80 MHz

Each FPGA contains the circuit of Figure 9.

1-bit@80 MHz

Details of the FPGAs outputs on the 3D-Flow processing board

Previous slide

Next slide

Back to first slide

View graphic version